ejung/bsb1
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

Merge branch 'main' of gitlab.ibr.cs.tu-bs.de:vss/teaching/ss25/v_bsb1/Gruppe_018

Browse Source
This commit is contained in:
Eggert Jung
2025-05-06 19:51:13 +02:00
parent b2368b2bc5 f8942434df
commit 90faf06496
2 changed files with 4 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
arch/ioapic.h
View File

@@ -57,7 +57,7 @@ void config(uint8_t slot, Core::Interrupt::Vector vector,
* To fully enable interrupt handling, the interrupts must be enabled for every * To fully enable interrupt handling, the interrupts must be enabled for every
* CPU (e.g., by calling * CPU (e.g., by calling
* \ref Core::Interrupt::enable() in main). * \ref Core::Interrupt::enable() in main).
* \todo(12) Do that somewhere appropriate. * \todo Do that somewhere appropriate.
* *
* \param slot Number of the external interrupt that should be enabled. * \param slot Number of the external interrupt that should be enabled.
* *

3
main.cc
View File

@@ -112,6 +112,8 @@ extern "C" int main() {
ApplicationProcessor::boot(); ApplicationProcessor::boot();
PS2Controller::init(); PS2Controller::init();
Core::Interrupt:enable()
Key key = Key(); Key key = Key();
while (true){ while (true){
if (PS2Controller::fetch(key)) { if (PS2Controller::fetch(key)) {
@@ -125,6 +127,7 @@ extern "C" int main() {
extern "C" int main_ap() { extern "C" int main_ap() {
DBG_VERBOSE << "CPU core " << static_cast<int>(Core::getID()) << " / LAPIC " DBG_VERBOSE << "CPU core " << static_cast<int>(Core::getID()) << " / LAPIC "
<< static_cast<int>(LAPIC::getID()) << " in main_ap()" << endl; << static_cast<int>(LAPIC::getID()) << " in main_ap()" << endl;
Core::Interrupt:enable()