You cannot select more than 25 topics
Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
368 lines
15 KiB
C
368 lines
15 KiB
C
/**
|
|
******************************************************************************
|
|
* @file stm32g0xx_ll_dma.c
|
|
* @author MCD Application Team
|
|
* @brief DMA LL module driver.
|
|
******************************************************************************
|
|
* @attention
|
|
*
|
|
* Copyright (c) 2018 STMicroelectronics.
|
|
* All rights reserved.
|
|
*
|
|
* This software is licensed under terms that can be found in the LICENSE file
|
|
* in the root directory of this software component.
|
|
* If no LICENSE file comes with this software, it is provided AS-IS.
|
|
*
|
|
******************************************************************************
|
|
*/
|
|
#if defined(USE_FULL_LL_DRIVER)
|
|
|
|
/* Includes ------------------------------------------------------------------*/
|
|
#include "stm32g0xx_ll_dma.h"
|
|
#include "stm32g0xx_ll_bus.h"
|
|
#ifdef USE_FULL_ASSERT
|
|
#include "stm32_assert.h"
|
|
#else
|
|
#define assert_param(expr) ((void)0U)
|
|
#endif /* USE_FULL_ASSERT */
|
|
|
|
/** @addtogroup STM32G0xx_LL_Driver
|
|
* @{
|
|
*/
|
|
|
|
#if defined (DMA1) || defined (DMA2)
|
|
|
|
/** @defgroup DMA_LL DMA
|
|
* @{
|
|
*/
|
|
|
|
/* Private types -------------------------------------------------------------*/
|
|
/* Private variables ---------------------------------------------------------*/
|
|
/* Private constants ---------------------------------------------------------*/
|
|
/* Private macros ------------------------------------------------------------*/
|
|
/** @addtogroup DMA_LL_Private_Macros
|
|
* @{
|
|
*/
|
|
#define IS_LL_DMA_DIRECTION(__VALUE__) (((__VALUE__) == LL_DMA_DIRECTION_PERIPH_TO_MEMORY) || \
|
|
((__VALUE__) == LL_DMA_DIRECTION_MEMORY_TO_PERIPH) || \
|
|
((__VALUE__) == LL_DMA_DIRECTION_MEMORY_TO_MEMORY))
|
|
|
|
#define IS_LL_DMA_MODE(__VALUE__) (((__VALUE__) == LL_DMA_MODE_NORMAL) || \
|
|
((__VALUE__) == LL_DMA_MODE_CIRCULAR))
|
|
|
|
#define IS_LL_DMA_PERIPHINCMODE(__VALUE__) (((__VALUE__) == LL_DMA_PERIPH_INCREMENT) || \
|
|
((__VALUE__) == LL_DMA_PERIPH_NOINCREMENT))
|
|
|
|
#define IS_LL_DMA_MEMORYINCMODE(__VALUE__) (((__VALUE__) == LL_DMA_MEMORY_INCREMENT) || \
|
|
((__VALUE__) == LL_DMA_MEMORY_NOINCREMENT))
|
|
|
|
#define IS_LL_DMA_PERIPHDATASIZE(__VALUE__) (((__VALUE__) == LL_DMA_PDATAALIGN_BYTE) || \
|
|
((__VALUE__) == LL_DMA_PDATAALIGN_HALFWORD) || \
|
|
((__VALUE__) == LL_DMA_PDATAALIGN_WORD))
|
|
|
|
#define IS_LL_DMA_MEMORYDATASIZE(__VALUE__) (((__VALUE__) == LL_DMA_MDATAALIGN_BYTE) || \
|
|
((__VALUE__) == LL_DMA_MDATAALIGN_HALFWORD) || \
|
|
((__VALUE__) == LL_DMA_MDATAALIGN_WORD))
|
|
|
|
#define IS_LL_DMA_NBDATA(__VALUE__) ((__VALUE__) <= 0x0000FFFFU)
|
|
|
|
#define IS_LL_DMA_PERIPHREQUEST(__VALUE__) ((__VALUE__) <= LL_DMAMUX_MAX_REQ)
|
|
|
|
#define IS_LL_DMA_PRIORITY(__VALUE__) (((__VALUE__) == LL_DMA_PRIORITY_LOW) || \
|
|
((__VALUE__) == LL_DMA_PRIORITY_MEDIUM) || \
|
|
((__VALUE__) == LL_DMA_PRIORITY_HIGH) || \
|
|
((__VALUE__) == LL_DMA_PRIORITY_VERYHIGH))
|
|
|
|
#if defined(DMA2)
|
|
#define IS_LL_DMA_ALL_CHANNEL_INSTANCE(INSTANCE, CHANNEL) ((((INSTANCE) == DMA1) && \
|
|
(((CHANNEL) == LL_DMA_CHANNEL_1) || \
|
|
((CHANNEL) == LL_DMA_CHANNEL_2) || \
|
|
((CHANNEL) == LL_DMA_CHANNEL_3) || \
|
|
((CHANNEL) == LL_DMA_CHANNEL_4) || \
|
|
((CHANNEL) == LL_DMA_CHANNEL_5) || \
|
|
((CHANNEL) == LL_DMA_CHANNEL_6) || \
|
|
((CHANNEL) == LL_DMA_CHANNEL_7))) || \
|
|
(((INSTANCE) == DMA2) && \
|
|
(((CHANNEL) == LL_DMA_CHANNEL_1) || \
|
|
((CHANNEL) == LL_DMA_CHANNEL_2) || \
|
|
((CHANNEL) == LL_DMA_CHANNEL_3) || \
|
|
((CHANNEL) == LL_DMA_CHANNEL_4) || \
|
|
((CHANNEL) == LL_DMA_CHANNEL_5))))
|
|
#else /* DMA1 */
|
|
#if defined(DMA1_Channel7)
|
|
#define IS_LL_DMA_ALL_CHANNEL_INSTANCE(INSTANCE, CHANNEL) ((((INSTANCE) == DMA1) && \
|
|
(((CHANNEL) == LL_DMA_CHANNEL_1) || \
|
|
((CHANNEL) == LL_DMA_CHANNEL_2) || \
|
|
((CHANNEL) == LL_DMA_CHANNEL_3) || \
|
|
((CHANNEL) == LL_DMA_CHANNEL_4) || \
|
|
((CHANNEL) == LL_DMA_CHANNEL_5) || \
|
|
((CHANNEL) == LL_DMA_CHANNEL_6) || \
|
|
((CHANNEL) == LL_DMA_CHANNEL_7))))
|
|
#else
|
|
#define IS_LL_DMA_ALL_CHANNEL_INSTANCE(INSTANCE, CHANNEL) ((((INSTANCE) == DMA1) && \
|
|
(((CHANNEL) == LL_DMA_CHANNEL_1) || \
|
|
((CHANNEL) == LL_DMA_CHANNEL_2) || \
|
|
((CHANNEL) == LL_DMA_CHANNEL_3) || \
|
|
((CHANNEL) == LL_DMA_CHANNEL_4) || \
|
|
((CHANNEL) == LL_DMA_CHANNEL_5))))
|
|
#endif /* DMA1_Channel8 */
|
|
#endif /* DMA2 */
|
|
/**
|
|
* @}
|
|
*/
|
|
|
|
/* Private function prototypes -----------------------------------------------*/
|
|
|
|
/* Exported functions --------------------------------------------------------*/
|
|
/** @addtogroup DMA_LL_Exported_Functions
|
|
* @{
|
|
*/
|
|
|
|
/** @addtogroup DMA_LL_EF_Init
|
|
* @{
|
|
*/
|
|
|
|
/**
|
|
* @brief De-initialize the DMA registers to their default reset values.
|
|
* @param DMAx DMAx Instance
|
|
* @param Channel This parameter can be one of the following values:
|
|
* @arg @ref LL_DMA_CHANNEL_1
|
|
* @arg @ref LL_DMA_CHANNEL_2
|
|
* @arg @ref LL_DMA_CHANNEL_3
|
|
* @arg @ref LL_DMA_CHANNEL_4
|
|
* @arg @ref LL_DMA_CHANNEL_5
|
|
* @arg @ref LL_DMA_CHANNEL_6
|
|
* @arg @ref LL_DMA_CHANNEL_7
|
|
* @arg @ref LL_DMA_CHANNEL_ALL
|
|
* @retval An ErrorStatus enumeration value:
|
|
* - SUCCESS: DMA registers are de-initialized
|
|
* - ERROR: DMA registers are not de-initialized
|
|
*/
|
|
ErrorStatus LL_DMA_DeInit(DMA_TypeDef *DMAx, uint32_t Channel)
|
|
{
|
|
ErrorStatus status = SUCCESS;
|
|
|
|
/* Check the DMA Instance DMAx and Channel parameters*/
|
|
assert_param(IS_LL_DMA_ALL_CHANNEL_INSTANCE(DMAx, Channel) || (Channel == LL_DMA_CHANNEL_ALL));
|
|
|
|
if (Channel == LL_DMA_CHANNEL_ALL)
|
|
{
|
|
if (DMAx == DMA1)
|
|
{
|
|
/* Force reset of DMA clock */
|
|
LL_AHB1_GRP1_ForceReset(LL_AHB1_GRP1_PERIPH_DMA1);
|
|
|
|
/* Release reset of DMA clock */
|
|
LL_AHB1_GRP1_ReleaseReset(LL_AHB1_GRP1_PERIPH_DMA1);
|
|
}
|
|
#if defined(DMA2)
|
|
else if (DMAx == DMA2)
|
|
{
|
|
/* Force reset of DMA clock */
|
|
LL_AHB1_GRP1_ForceReset(LL_AHB1_GRP1_PERIPH_DMA2);
|
|
|
|
/* Release reset of DMA clock */
|
|
LL_AHB1_GRP1_ReleaseReset(LL_AHB1_GRP1_PERIPH_DMA2);
|
|
}
|
|
#endif /* DMA2 */
|
|
else
|
|
{
|
|
status = ERROR;
|
|
}
|
|
}
|
|
else
|
|
{
|
|
DMA_Channel_TypeDef *tmp;
|
|
|
|
tmp = (DMA_Channel_TypeDef *)(__LL_DMA_GET_CHANNEL_INSTANCE(DMAx, Channel));
|
|
|
|
/* Disable the selected DMAx_Channely */
|
|
CLEAR_BIT(tmp->CCR, DMA_CCR_EN);
|
|
|
|
/* Reset DMAx_Channely control register */
|
|
WRITE_REG(tmp->CCR, 0U);
|
|
|
|
/* Reset DMAx_Channely remaining bytes register */
|
|
WRITE_REG(tmp->CNDTR, 0U);
|
|
|
|
/* Reset DMAx_Channely peripheral address register */
|
|
WRITE_REG(tmp->CPAR, 0U);
|
|
|
|
/* Reset DMAx_Channely memory address register */
|
|
WRITE_REG(tmp->CMAR, 0U);
|
|
|
|
/* Reset Request register field for DMAx Channel */
|
|
LL_DMA_SetPeriphRequest(DMAx, Channel, LL_DMAMUX_REQ_MEM2MEM);
|
|
|
|
if (Channel == LL_DMA_CHANNEL_1)
|
|
{
|
|
/* Reset interrupt pending bits for DMAx Channel1 */
|
|
LL_DMA_ClearFlag_GI1(DMAx);
|
|
}
|
|
else if (Channel == LL_DMA_CHANNEL_2)
|
|
{
|
|
/* Reset interrupt pending bits for DMAx Channel2 */
|
|
LL_DMA_ClearFlag_GI2(DMAx);
|
|
}
|
|
else if (Channel == LL_DMA_CHANNEL_3)
|
|
{
|
|
/* Reset interrupt pending bits for DMAx Channel3 */
|
|
LL_DMA_ClearFlag_GI3(DMAx);
|
|
}
|
|
else if (Channel == LL_DMA_CHANNEL_4)
|
|
{
|
|
/* Reset interrupt pending bits for DMAx Channel4 */
|
|
LL_DMA_ClearFlag_GI4(DMAx);
|
|
}
|
|
else if (Channel == LL_DMA_CHANNEL_5)
|
|
{
|
|
/* Reset interrupt pending bits for DMAx Channel5 */
|
|
LL_DMA_ClearFlag_GI5(DMAx);
|
|
}
|
|
#if defined(DMA1_Channel6)
|
|
else if (Channel == LL_DMA_CHANNEL_6)
|
|
{
|
|
/* Reset interrupt pending bits for DMAx Channel6 */
|
|
LL_DMA_ClearFlag_GI6(DMAx);
|
|
}
|
|
#endif /* DMA1_Channel6 */
|
|
#if defined(DMA1_Channel7)
|
|
else if (Channel == LL_DMA_CHANNEL_7)
|
|
{
|
|
/* Reset interrupt pending bits for DMAx Channel7 */
|
|
LL_DMA_ClearFlag_GI7(DMAx);
|
|
}
|
|
#endif /* DMA1_Channel7 */
|
|
else
|
|
{
|
|
status = ERROR;
|
|
}
|
|
}
|
|
|
|
return status;
|
|
}
|
|
|
|
/**
|
|
* @brief Initialize the DMA registers according to the specified parameters in DMA_InitStruct.
|
|
* @note To convert DMAx_Channely Instance to DMAx Instance and Channely, use helper macros :
|
|
* @arg @ref __LL_DMA_GET_INSTANCE
|
|
* @arg @ref __LL_DMA_GET_CHANNEL
|
|
* @param DMAx DMAx Instance
|
|
* @param Channel This parameter can be one of the following values:
|
|
* @arg @ref LL_DMA_CHANNEL_1
|
|
* @arg @ref LL_DMA_CHANNEL_2
|
|
* @arg @ref LL_DMA_CHANNEL_3
|
|
* @arg @ref LL_DMA_CHANNEL_4
|
|
* @arg @ref LL_DMA_CHANNEL_5
|
|
* @arg @ref LL_DMA_CHANNEL_6
|
|
* @arg @ref LL_DMA_CHANNEL_7
|
|
* @param DMA_InitStruct pointer to a @ref LL_DMA_InitTypeDef structure.
|
|
* @retval An ErrorStatus enumeration value:
|
|
* - SUCCESS: DMA registers are initialized
|
|
* - ERROR: Not applicable
|
|
*/
|
|
ErrorStatus LL_DMA_Init(DMA_TypeDef *DMAx, uint32_t Channel, LL_DMA_InitTypeDef *DMA_InitStruct)
|
|
{
|
|
/* Check the DMA Instance DMAx and Channel parameters*/
|
|
assert_param(IS_LL_DMA_ALL_CHANNEL_INSTANCE(DMAx, Channel));
|
|
|
|
/* Check the DMA parameters from DMA_InitStruct */
|
|
assert_param(IS_LL_DMA_DIRECTION(DMA_InitStruct->Direction));
|
|
assert_param(IS_LL_DMA_MODE(DMA_InitStruct->Mode));
|
|
assert_param(IS_LL_DMA_PERIPHINCMODE(DMA_InitStruct->PeriphOrM2MSrcIncMode));
|
|
assert_param(IS_LL_DMA_MEMORYINCMODE(DMA_InitStruct->MemoryOrM2MDstIncMode));
|
|
assert_param(IS_LL_DMA_PERIPHDATASIZE(DMA_InitStruct->PeriphOrM2MSrcDataSize));
|
|
assert_param(IS_LL_DMA_MEMORYDATASIZE(DMA_InitStruct->MemoryOrM2MDstDataSize));
|
|
assert_param(IS_LL_DMA_NBDATA(DMA_InitStruct->NbData));
|
|
assert_param(IS_LL_DMA_PERIPHREQUEST(DMA_InitStruct->PeriphRequest));
|
|
assert_param(IS_LL_DMA_PRIORITY(DMA_InitStruct->Priority));
|
|
|
|
/*---------------------------- DMAx CCR Configuration ------------------------
|
|
* Configure DMAx_Channely: data transfer direction, data transfer mode,
|
|
* peripheral and memory increment mode,
|
|
* data size alignment and priority level with parameters :
|
|
* - Direction: DMA_CCR_DIR and DMA_CCR_MEM2MEM bits
|
|
* - Mode: DMA_CCR_CIRC bit
|
|
* - PeriphOrM2MSrcIncMode: DMA_CCR_PINC bit
|
|
* - MemoryOrM2MDstIncMode: DMA_CCR_MINC bit
|
|
* - PeriphOrM2MSrcDataSize: DMA_CCR_PSIZE[1:0] bits
|
|
* - MemoryOrM2MDstDataSize: DMA_CCR_MSIZE[1:0] bits
|
|
* - Priority: DMA_CCR_PL[1:0] bits
|
|
*/
|
|
LL_DMA_ConfigTransfer(DMAx, Channel, DMA_InitStruct->Direction | \
|
|
DMA_InitStruct->Mode | \
|
|
DMA_InitStruct->PeriphOrM2MSrcIncMode | \
|
|
DMA_InitStruct->MemoryOrM2MDstIncMode | \
|
|
DMA_InitStruct->PeriphOrM2MSrcDataSize | \
|
|
DMA_InitStruct->MemoryOrM2MDstDataSize | \
|
|
DMA_InitStruct->Priority);
|
|
|
|
/*-------------------------- DMAx CMAR Configuration -------------------------
|
|
* Configure the memory or destination base address with parameter :
|
|
* - MemoryOrM2MDstAddress: DMA_CMAR_MA[31:0] bits
|
|
*/
|
|
LL_DMA_SetMemoryAddress(DMAx, Channel, DMA_InitStruct->MemoryOrM2MDstAddress);
|
|
|
|
/*-------------------------- DMAx CPAR Configuration -------------------------
|
|
* Configure the peripheral or source base address with parameter :
|
|
* - PeriphOrM2MSrcAddress: DMA_CPAR_PA[31:0] bits
|
|
*/
|
|
LL_DMA_SetPeriphAddress(DMAx, Channel, DMA_InitStruct->PeriphOrM2MSrcAddress);
|
|
|
|
/*--------------------------- DMAx CNDTR Configuration -----------------------
|
|
* Configure the peripheral base address with parameter :
|
|
* - NbData: DMA_CNDTR_NDT[15:0] bits
|
|
*/
|
|
LL_DMA_SetDataLength(DMAx, Channel, DMA_InitStruct->NbData);
|
|
|
|
/*--------------------------- DMAMUXx CCR Configuration ----------------------
|
|
* Configure the DMA request for DMA Channels on DMAMUX Channel x with parameter :
|
|
* - PeriphRequest: DMA_CxCR[7:0] bits
|
|
*/
|
|
LL_DMA_SetPeriphRequest(DMAx, Channel, DMA_InitStruct->PeriphRequest);
|
|
|
|
return SUCCESS;
|
|
}
|
|
|
|
/**
|
|
* @brief Set each @ref LL_DMA_InitTypeDef field to default value.
|
|
* @param DMA_InitStruct Pointer to a @ref LL_DMA_InitTypeDef structure.
|
|
* @retval None
|
|
*/
|
|
void LL_DMA_StructInit(LL_DMA_InitTypeDef *DMA_InitStruct)
|
|
{
|
|
/* Set DMA_InitStruct fields to default values */
|
|
DMA_InitStruct->PeriphOrM2MSrcAddress = 0x00000000U;
|
|
DMA_InitStruct->MemoryOrM2MDstAddress = 0x00000000U;
|
|
DMA_InitStruct->Direction = LL_DMA_DIRECTION_PERIPH_TO_MEMORY;
|
|
DMA_InitStruct->Mode = LL_DMA_MODE_NORMAL;
|
|
DMA_InitStruct->PeriphOrM2MSrcIncMode = LL_DMA_PERIPH_NOINCREMENT;
|
|
DMA_InitStruct->MemoryOrM2MDstIncMode = LL_DMA_MEMORY_NOINCREMENT;
|
|
DMA_InitStruct->PeriphOrM2MSrcDataSize = LL_DMA_PDATAALIGN_BYTE;
|
|
DMA_InitStruct->MemoryOrM2MDstDataSize = LL_DMA_MDATAALIGN_BYTE;
|
|
DMA_InitStruct->NbData = 0x00000000U;
|
|
DMA_InitStruct->PeriphRequest = LL_DMAMUX_REQ_MEM2MEM;
|
|
DMA_InitStruct->Priority = LL_DMA_PRIORITY_LOW;
|
|
}
|
|
|
|
/**
|
|
* @}
|
|
*/
|
|
|
|
/**
|
|
* @}
|
|
*/
|
|
|
|
/**
|
|
* @}
|
|
*/
|
|
|
|
#endif /* DMA1 || DMA2 */
|
|
|
|
/**
|
|
* @}
|
|
*/
|
|
|
|
#endif /* USE_FULL_LL_DRIVER */
|
|
|